Design 20 Bit Pipeline Analog to Digital Converter on 90 NM Using Complementary Metal-Oxide-Semiconductor
Main Article Content
Abstract
This paper presented a 20-bit, 20 MS/s Pipeline Analog to Digital converter (ADC) implemented on a 90nm technology of CMOS. It includes Flash ADC, Digital to Analog converter (DAC), sample and hold circuit(S/H) and other circuitry. First and foremost, the design of 4-bit flash ADC is based on novel architecture which has 4 inputs and 2 output operational amplifier (Op-Amp). This circuit minimizes the required op-amps in conventional Flash ADC. Furthermore, sample & hold circuit is design in such a way that the rate of the sample per signal is double. Since it is accompanied in this architecture of ADC, so it is enhancing the conversion speed. The proposed design is obtain 20 bit pipeline ADC by using 7 stages with 4 bit per stage. This design is working at 1 kHz input frequency which is suitable for biomedical application. The obtain results are 154.57 dB SFDR, Effective Number of Bit is 18.75 Bit, differential nonlinearity (DNL) is + 0.4 LSB as max,-0.18 LSB as min and 16.7mW average power consumption with 1.8 V supply.